Contacto
Cómo comprar
Entrega
Guía de compras
Practical Guide for SystemVerilog Assertions
Inglés
444 b
Hasta 30 días para devoluciones
Clientes que también han comprado
/
Tapa blanda
195.19
€
/
Tapa dura
18.29
€
/
Tapa blanda
32.59
€
/
Tapa blanda
14.29
€
/
Tapa blanda
11.69
€
SystemVerilog language consists of three categories of features -- Design, Assertions and Testbench. Assertions add a whole new dimension to the ASIC verification process. Engineers are used to writing testbenches in verilog that help verify their design. Verilog is a procedural language and is very limited in capabilities to handle the complex ASICs built today. SystemVerilog assertions (SVA) is a declarative language. The temporal nature of the language provides excellent control over time and allows mulitple processes to execute simultaneously. This provides the engineers a very strong tool to solve their verification problems. The language is still new and the thinking is very different from the user's perspective when compared to standard verilog language. There is not enough expertise or intellectual property available as of today in the field. While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems. This book is a practical guide that will help people to understand this new language and adopt assertion based verification methodology quickly.§
Sobre el libro
Inglés
Categorías
Regale este libro hoy
Es fácil
1 Añadir al carrito y elegir Entregar como regalo en el checkout 2 Le enviaremos un vale 3 El libro llegará a la dirección del destinatarioTambién puede interesarle
/
Tapa dura
284.69
€
/
Tapa blanda
19.89
€
/
Tapa dura
105.49
€
/
Tapa blanda
65.89
€
/
Tapa blanda
56.59
€
/
Tapa blanda
32.79
€
¡Hola! Soy Libroamiko, tu asesor de libros.
¿Cómo puedo ayudarte?