Contacto
Cómo comprar
Entrega
Guía de compras
Efficient Test Data Compression and Fault Analysis in VLSI Circuits
Inglés
111 b
Hasta 30 días para devoluciones
Clientes que también han comprado
/
Tapa blanda
6.99
€
/
Tapa blanda
55.59
€
/
Tapa blanda
14.19
€
/
Tapa blanda
17.89
€
/
Tapa blanda
11.59
€
In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volume. Larger test data size demands not only higher memory requirements, but also an increase in testing time. Test data compression addresses this problem by reducing the test data volume without affecting the overall system performance. In this, testable input data (test data) is generated by using Automatic test pattern generation (ATPG) then it is compressed and compressed data stored to memory. To test the particular circuit that time we will decompress the stored memory test data and then decompressed test data given to the Design Under Test (DUT). Finally DUT fault is tested and identified. It proposes a test compression technique using efficient dictionary selection and bitmask method to significantly reduce the testing time and memory requirements. This algorithm giving a best possible test compression of 92% when compared with other compression methods.
Sobre el libro
Inglés
Regale este libro hoy
Es fácil
1 Añadir al carrito y elegir Entregar como regalo en el checkout 2 Le enviaremos un vale 3 El libro llegará a la dirección del destinatarioTambién puede interesarle
/
Tapa dura
27.89
€
/
Tapa blanda
19.99
€
/
Tapa blanda
15.39
€
/
Tapa blanda
67.99
€
¡Hola! Soy Libroamiko, tu asesor de libros.
¿Cómo puedo ayudarte?