Envío gratis a partir de 69,99 euros.

«Comprobar estado del pedido»

Entre a formar parte de una comunidad de amantes de los libros del mundo entero y acceda a un sinfín de ventajas. Crear una cuenta gratis

Envío gratuito con Zásilkovna para compras superiores a 59.99 €

Mensajería SEUR 4.99 € Mensajería GLS 7.99 € Mensajería Correos 5.49 € Mensajería DHL 5.49 € Punto SEUR 3.99 €

Contacto

Cómo comprar

Ayuda

Mi cuenta

▸ Vacío :-(

Envío gratis a partir de 69,99 euros.

Guide to Computer Processor Architecture

Name: Guide to Computer Processor Architecture
Brand: Springer Nature B.V.
SKU: 43416395
Price: 62.99 EUR
Availability: InStock
Author: Goossens Bernard Goossens
ISBN: 9783031180248

A RISC-V Approach, with High-Level Synthesis

Goossens Bernard Goossens

Idioma

Inglés

Libro Tapa blanda

Código Libristo: 43416395

Editores Springer Nature B.V., enero 2023

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V... Descripción completa

Código Libristo: 43416395

154 b

62.99 €

Almacenamiento externo Envío en 10-18 días

Hasta 30 días para devoluciones

Clientes que también han comprado

Mitos políticos árabes Enmanuel Sivan

Tapa blanda

24.39 €

Christmas Pig Rowling Joanne

Tapa dura

30.69 €

Adultos En Forma. C Javi Navas

Tapa blanda

10.69 €

The 1st Album 'Armageddon' (MY Power Ver.) Aespa

CD de audio

27.29 €

UNIDAD DE LOS CREYENTES, LA SÁNCHEZ MIELGO

Tapa blanda

35.39 €

Flow Nummer 92 (6/2025) Deutsche Medien-Manufaktur GmbH & Co. KG

Tapa blanda

8.39 €

Transmetropolitan Tom 1 Warren Ellis

Tapa dura

24.29 €

Throne of Glass - Collector Sarah J. Maas

Tapa dura

31.19 €

Technológia pre 3. ročník učebného odboru pekár Gabriela Dubová

Tapa blanda

29.39 €

Redes de maestros : una alternativa para la transformación escolar Marcos Daniel Arias Ochoa

Tapa blanda

19.39 €

Emegin Sövalyeleri Nazim Alpman

Tapa blanda

15.49 €

Lucians Dialog A Baar

Tapa blanda

13.89 €

Calendar girl. Février Audrey Carlan

Tapa blanda

14.29 €

Pyramis Johann Frantz Griendel

Tapa blanda

12.89 €

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).

Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).

The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.

Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.

Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.